Mentor Graphics Provides Design, Verification and Test Solutions for TSMC's 20nm Design Infrastructu

Mentor Graphics Provides Design, Verification and Test Solutions for TSMC's 20nm Design Infrastructure

WILSONVILLE, Ore.--(BUSINESS WIRE)-- Mentor Graphics Corp. (NAS: MENT) today announced new capabilities to complement TSMC's 20nm manufacturing processes. Enhancements to support both digital and analog/mixed signal 20nm reference flows include new features in the Pyxis™ IC Station platform, the Eldo fast SPICE simulation products, the Olympus-SoC™ place and route system, the Calibre® nmDRC™, Calibre RealTime, Calibre PERC™ and Calibre xACT 3D solutions, and the Tessent® silicon test product suite.

"Each successive process node brings new challenges that require greater understanding between design and manufacturing to resolve," said Wally Rhines, chairman and CEO of Mentor Graphics. "Our close collaboration with TSMC has enabled us to create solutions that codify this understanding so that mutual customers have confidence of a 'first time right' design that is fully optimized for highest performance and yield."

"Mentor enables designers to take new 20nm requirements such as double patterning in stride while providing a range of enhancements for low power, SmartFill, litho checking, and improved testing," said Suk Lee, TSMC senior director, Design Infrastructure Marketing Division.

Physical Design

Olympus-SoC has a comprehensive feature set to support the 20nm flow requirements including DRC/DP-aware routing, litho pattern matching, fixing and timing closure, coloring aware pin access, critical net routing, and DP-aware placement. The tool also provides database support for DP and pre-coloring, post-route dynamic power optimization, intelligent gate sizing and Vt assignment, voltage-dependent design spacing rules, in-chip overlay (ICOVL), dummy typical critical dimension (DTCD) and boundary cell insertion.

For custom and analog designs, the Pyxis IC Station solution provides a complete custom design flow from design capture through floor planning, polygon editing, physical layout, schematic-driven layout, chip assembly and interactive custom routing. Based on TSMC 20nm requirements, a new sensitivity analysis feature is implemented to work in conjunction with the Eldo® fast SPICE simulation products, and voltage-dependent design rule checking (DRC) works seamlessly with Calibre nmDRC, Calibre nmLVS™ and Calibre RealTime products.

Physical Verification

The Calibre nmDRC platform has a new engine to support DP anchoring and pre-coloring, DP design rule checking, voltage-dependent checking and patented real-time graphical "error rings" for coloring conflict resolution to reduce time consuming iterations when fixing DP violations.

Mentor and TSMC collaborated on a circuit verification solution for 20nm that addresses potential reliability issues such as electrostatic discharge (ESD) and latch-up. The Calibre PERC product checks for potential sources of electrical failure, including checks that TSMC has advocated but have not been addressed by other EDA tools. It provides a powerful environment for debugging problems with an integrated view of circuit connectivity, topology, physical layout and design rules that is not available in any other tool, and is fully scalable to handle full-chip signoff of the largest designs.

Another innovation in the Mentor 20nm reference flow for TSMC is the Calibre SmartFill solution, which optimizes filling techniques to reduce the risk of differences between pre- and post-fill timing analysis, while ensuring that overall run times and files sizes are controlled despite the significant increase in GDS data at 20nm. The flow also incorporates the Calibre LFD™ product working with the TSMC Unified DFM Engine, which incorporates Calibre Pattern Matching technology to accelerate the litho hot spot detection at 20nm.

The Calibre RealTime product, which provides immediate design rule checking and fixing guidance during custom layout editing, has been extended to support full sign-off verification of 20nm rules, including DP checking and debugging aids, and voltage-dependent checks. Calibre RealTime brings signoff verification into the design creation process, providing dynamic feedback to layout engineers as they create and edit the layout. It also helps users create compact and optimized layout when designing with multiple supply voltages. Calibre RealTime is interoperable with the Mentor® Pyxis IC Station, Mentor DESIGNrev™, and SpringSoft Laker layout tools.


The Calibre xACT 3D tool provides reference-level (field solver) extraction accuracy with fast turnaround to address new complexities such as unavoidable misalignment of layout masks associated with double patterning (DPT). The Calibre xACT 3D product is able to interoperate with the customer's layout design environment through TSMC-defined application protocol interface.

Silicon Test

The Tessent silicon test product suite for 20nm provides user-defined fault models and cell-aware test pattern generation, which allows test engineers to improve the coverage and quality of IC test. Cell-aware testing detects bridging and open defects internal to cells, which are undetected by conventional fault models that only test the cell periphery and interconnections. The Tessent TestKompress® product generates patterns to specifically target these additional defects, providing higher confidence in production testing with minimal impact to test time.

About Mentor Graphics

Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year of about $1,015 million. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site:

(Mentor Graphics, Mentor, Calibre, Eldo, TestKompress and Tessent are registered trademarks and Olympus-SoC, Pyxis, PERC, nmDRC, nmLVS, DESIGNrev and LFD are trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.)

Mentor Graphics
Gene Forte, 503-685-1193
Sonia Harrison, 503-685-1165

KEYWORDS: United States North America Oregon


The article Mentor Graphics Provides Design, Verification and Test Solutions for TSMC's 20nm Design Infrastructure originally appeared on

Try any of our Foolish newsletter services free for 30 days. We Fools may not all hold the same opinions, but we all believe that considering a diverse range of insights makes us better investors. The Motley Fool has a disclosure policy.

Copyright © 1995 - 2012 The Motley Fool, LLC. All rights reserved. The Motley Fool has a disclosure policy.